[Github-comments] Re: [geany/geany] Add support for SystemVerilog (PR #4039)