[Github-comments] Re: [geany/geany] Variables list does not parse Verilog 2001 style module port declarations properly (#670)