@cousteaulecommandant See #4063 - it seems to fix the symbol tree for SystemVerilog.


Reply to this email directly, view it on GitHub, or unsubscribe.
You are receiving this because you are subscribed to this thread.Message ID: <geany/geany/pull/4039/c2492270678@github.com>